Jobs Board

System Emulation and Evaluation Engineer

Organisation Cirrus Logic

Critical Technologies Semiconductors

Career Level Senior

Salary TBC

Location Central Belt

Contract Type Full Time

Work Mode On-Site

Deadline -

Job Description

For over four decades, Cirrus Logic has been propelled by the top engineers in mixed-signal processing. Our rockstar team thrives on solving complex challenges with innovative end-user solutions for the world’s top consumer brands. Cirrus Logic is also known for its award-winning culture, built on a foundation of inclusion and fairness, meaningful community engagement, and delivering enjoyable employee experiences at every turn. But we couldn’t do it without our extraordinary workforce – and that’s where you come in. Join our team and help us continue to make Cirrus Logic an exceptional place to grow your career!
We have a great opportunity for a talented senior-level System Emulation and Evaluation Engineer to join our emulation team. We will also consider someone with less industry experience if they have a proven track-record of hands-on work with hardware and can demonstrate an enthusiasm for electronics. In this role, you will have the opportunity to work in the development team evaluating our industry-leading mixed-signal ASICs, prototyping on an FPGA, and doing Proof-of-Concept investigations. You will become part of an organisation that operates at the forefront of cutting-edge technology. In return, we offer a unique environment where contribution is heavily rewarded! This role is based in either our Newbury or Edinburgh office.

Key Responsibilities:

  • Assist in the ASIC product development and test process
  • Port ASIC RTL code onto FPGA with minimal changes ready for pre-Si testing
  • Port systems onto FPGAs to test Proof of Concept architectures and IPs
  • Design test benches on FPGAs for testing mixed-signal devices
  • Interpret requirements into test plans to identify architectural improvements and bugs
  • Demonstrate the ability to test and analyse different blocks on the FPGA. The eventual goal is to construct an automated regression test for the complete design.
  • Contribute to product definition, prototype evaluation, test development & product release to ensure that the ASIC will meet the customers’ requirements
  • Participate in project meetings and reviews

Jobs Board

Nemo enim ipsam voluptatem quia voluptas sit aspernatur aut odit aut fugit, sed quia consequuntur magni dolores eos qui ratione.

View Jobs

Subscribe to our mailing list for regular updates

Join